# Finding the Higgs on RISC-V A story about LLVM JIT, clang-repl, Cling, and ROOT on a new architecture

Jonas Hahnfeld



January 12, 2023



(日) (四) (三) (三) (三)

Context – RISC-V & ROOT

#### Building up the Stack – from LLVM JIT to PyROOT

Conclusions – Remaining Work & Summary

### RISC-V – an open standard instruction set architecture

RISC = Reduced Instruction Set Computer

Prominent representative: ARM (in smartphones and supercomputers)



### RISC-V – an open standard instruction set architecture

- RISC = Reduced Instruction Set Computer
  - Prominent representative: ARM (in smartphones and supercomputers)



- ▶ RISC-V =  $5^{\text{th}}$  RISC architecture from the University of California, Berkley
  - Specifications are open source, ISA without licensing fees

### RISC-V – an open standard instruction set architecture

- RISC = Reduced Instruction Set Computer
  - Prominent representative: ARM (in smartphones and supercomputers)



- RISC-V = 5<sup>th</sup> RISC architecture from the University of California, Berkley
   Specifications are open source, ISA without licensing fees
- Modular design: base RV32I with 40 instructions, RV64I with 15 additional ones
  - Extensions for Mult., Atomics, Floating Point, Double Precision (= General)
  - All instructions are 4 bytes, except Compressed Instructions (2 bytes)
  - ▶ More standard extensions (starting with Z) and custom extensions (starting with X)

- "For testing and development" (open source) with monthly status form
- Required to become Individual Member (free sign up)
- Submitted a project application for a board

- "For testing and development" (open source) with monthly status form
- Required to become Individual Member (free sign up)
- Submitted a project application for a board did not get one in the first round

- "For testing and development" (open source) with monthly status form
- Required to become Individual Member (free sign up)
- ▶ Submitted a project application for a board did not get one in the first round
- March 2022: new round of development boards
  - VisionFive, 2x SiFive U74 RV64GC @ 1.0GHz, 8 GB of LPDDR4
  - HDMI, USB, LAN, WiFi, Bluetooth, 40-pin GPIO header

- "For testing and development" (open source) with monthly status form
- Required to become Individual Member (free sign up)
- ▶ Submitted a project application for a board did not get one in the first round
- March 2022: new round of development boards
  - VisionFive, 2x SiFive U74 RV64GC @ 1.0GHz, 8 GB of LPDDR4
  - HDMI, USB, LAN, WiFi, Bluetooth, 40-pin GPIO header
- May 2022: board arrived!



LLVM: reusable libraries for compiler toolchains

Also supports just-in-time compilation (JIT)



LLVM: reusable libraries for compiler toolchains

Also supports just-in-time compilation (JIT)



Cling: interactive interpreting of C++ using Clang and LLVM JIT

- LLVM: reusable libraries for compiler toolchains
  - Also supports just-in-time compilation (JIT)



- Cling: interactive interpreting of C++ using Clang and LLVM JIT
  - clang-repl: upstreaming parts of it into the LLVM project

- LLVM: reusable libraries for compiler toolchains
  - Also supports just-in-time compilation (JIT)



- Cling: interactive interpreting of C++ using Clang and LLVM JIT
   clang-repl: upstreaming parts of it into the LLVM project
- ▶ ROOT: framework for data analysis, for example in High Energy Physics



### Building up the Stack – from LLVM JIT to PyROOT

・ロト ・母ト ・ヨト ・ヨト ・ヨー うへで

Linux kernel worked; still submitted some patches to the fork



- Linux kernel worked; still submitted some patches to the fork
- Debian has a RISC-V port and gives access to many pre-built packages





debian

- Linux kernel worked; still submitted some patches to the fork
- Debian has a RISC-V port and gives access to many pre-built packages
- Compiler support is in decent shape (both GCC and LLVM)





- Linux kernel worked; still submitted some patches to the fork
- Debian has a RISC-V port and gives access to many pre-built packages
- Compiler support is in decent shape (both GCC and LLVM)
- $\Rightarrow$  All set for bringing up ROOT!
  - Ideally while submitting patches to the upstream projects...







- As mentioned: compiler support already in decent shape
  - Code generation complete for base instructions and standard extensions
  - Optimizations and support for other extensions ongoing (for example Vector)



- As mentioned: compiler support already in decent shape
  - Code generation complete for base instructions and standard extensions
  - Optimizations and support for other extensions ongoing (for example Vector)
- JIT support also exists!
  - Thanks to the fantastic work by StephenFan (luxufan)!
  - As a backend for JITLink, not the "legacy" RuntimeDyld



Only contribution: Use JITLink by default on RISC-V (D129092)



### LLVM – Demo

Only contribution: Use JITLink by default on RISC-V (D129092)

```
with that: 11i (LLVM Interpreter) works out-of-the-box
 $ cat hello.c
#include <stdio.h>
int main() {
  printf("Hello, world!\n");
  return 0:
}
 $
   clang hello.c -S -emit-llvm -o hello.ll
   lli hello.ll
 $
Hello, world!
```





Big surprise: clang-repl works out-of-the-box!

- Big surprise: clang-repl works out-of-the-box!
  - ▶ Well, with a caveat:

```
Hard-float 'd' ABI can't be used for a target that
doesn't support the D instruction set extension
(ignoring target-abi)
```

- Big surprise: clang-repl works out-of-the-box!
  - ▶ Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

Remember RISC-V's modularity and extensions? Here, we are!

- Big surprise: clang-repl works out-of-the-box!
  - Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

Remember RISC-V's modularity and extensions? Here, we are! (for the first time...)

- Big surprise: clang-repl works out-of-the-box!
  - Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

Remember RISC-V's modularity and extensions? Here, we are!

- Solution is pretty boring:
  - Pass target features from Clang to LLVM JIT (D128853)

- Big surprise: clang-repl works out-of-the-box!
  - Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

- Remember RISC-V's modularity and extensions? Here, we are!
- Solution is pretty boring:
  - Pass target features from Clang to LLVM JIT (D128853)
  - Unfortunately also enables compressed instructions and linker relaxation

- Big surprise: clang-repl works out-of-the-box!
  - Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

- Remember RISC-V's modularity and extensions? Here, we are!
- Solution is pretty boring:
  - Pass target features from Clang to LLVM JIT (D128853)
  - Unfortunately also enables compressed instructions and linker relaxation
  - Leading to additional relocations

- Big surprise: clang-repl works out-of-the-box!
  - Well, with a caveat:

Hard-float 'd' ABI can't be used for a target that doesn't support the D instruction set extension (ignoring target-abi)

- Remember RISC-V's modularity and extensions? Here, we are!
- Solution is pretty boring:
  - Pass target features from Clang to LLVM JIT (D128853)
  - Unfortunately also enables compressed instructions and linker relaxation
  - Leading to additional relocations
  - That can fortunately be ignored for now (D129159)

```
clang-repl> #include <stdio.h>
clang-repl> printf("Hello, world!\n");
Hello, world!
```

```
clang-repl> #include <stdio.h>
clang-repl> printf("Hello, world!\n");
Hello, world!
```

```
clang-repl> #include <sys/utsname.h>
clang-repl> struct utsname buf;
clang-repl> uname(&buf);
clang-repl> printf("machine = %s\n", buf.machine);
machine = riscv64
```

<ロト</td><ロト</td>12/22

### Minimal ROOT: Cling – the Plan

Next step: Cling; decided to actually go for a "minimal" ROOT

- At that time: LLVM9, without the JITLink backend for RISC-V
- But was involved in upgrading to LLVM13, which has the base work
- $\rightarrow$  Local riscv branch is based on random commit from July

### Minimal ROOT: Cling – the Plan

Next step: Cling; decided to actually go for a "minimal" ROOT

- At that time: LLVM9, without the JITLink backend for RISC-V
- But was involved in upgrading to LLVM13, which has the base work
- $\rightarrow$  Local <code>riscv</code> branch is based on random commit from July
- Similar incremental approach:
  - Start with -Dminimal=ON, make it build

# Minimal ROOT: Cling – the Plan

Next step: Cling; decided to actually go for a "minimal" ROOT

- At that time: LLVM9, without the JITLink backend for RISC-V
- But was involved in upgrading to LLVM13, which has the base work
- $\rightarrow$  Local <code>riscv</code> branch is based on random commit from July
- Similar incremental approach:
  - Start with -Dminimal=ON, make it build
  - Enable more parts of ROOT once the current version was working

# Minimal ROOT: Cling – the Plan

Next step: Cling; decided to actually go for a "minimal" ROOT

- At that time: LLVM9, without the JITLink backend for RISC-V
- But was involved in upgrading to LLVM13, which has the base work
- $\rightarrow$  Local <code>riscv</code> branch is based on random commit from July

#### Similar incremental approach:

- Start with -Dminimal=ON, make it build
- Enable more parts of ROOT once the current version was working
- At least that was the plan becoming greedy did not end up well

Add support for RISC-V to build system and configuration

- Add support for RISC-V to build system and configuration

- Add support for RISC-V to build system and configuration
- For example: problems with generating code including exception handling
   Solved by Lang Hames upstream (see commit)

Had to implement two relocations related to compressed instructions myself

▶ Now upstreamed and will be released with LLVM16 (D140827)

```
case R RISCV RVC BRANCH: {
  int64_t Value = E.getTarget().getAddress() + E.getAddend() - FixupAddress;
  if (LLVM UNLIKELY(!isInRangeForImm(Value >> 1, 8)))
    return makeTargetOutOfRangeError(G. B. E):
  if (LLVM_UNLIKELY(!isAlignmentCorrect(Value, 2)))
    return makeAlignmentError(FixupAddress, Value, 2, E);
  uint16 t Imm8 = extractBits(Value, 8, 1) << 12:</pre>
  uint16 t Imm4 3 = extractBits(Value, 3, 2) << 10:</pre>
  uint16 t Imm7 6 = extractBits(Value, 6, 2) << 5;</pre>
  uint16 t Imm2 1 = extractBits(Value, 1, 2) << 3:</pre>
  uint16_t Imm5 = extractBits(Value, 5, 1) << 2;</pre>
  uint16_t RawInstr = *(little16_t *)FixupPtr;
  *(little16 t *)FixupPtr =
      (RawInstr & OxE383) | Imm8 | Imm4_3 | Imm7_6 | Imm2_1 | Imm5;
  break:
3
case R RISCV RVC JUMP: {
  int64_t Value = E.getTarget().getAddress() + E.getAddend() - FixupAddress;
  if (LLVM UNLIKELY(!isInRangeForImm(Value >> 1. 11)))
    return makeTargetOutOfRangeError(G, B, E);
  if (LLVM_UNLIKELY(!isAlignmentCorrect(Value, 2)))
    return makeAlignmentError(FixupAddress, Value, 2, E);
  uint16_t Imm11 = extractBits(Value, 11, 1) << 12;</pre>
  uint16_t Imm4 = extractBits(Value, 4, 1) << 11:</pre>
  uint16 t Imm9 8 = extractBits(Value, 8, 2) << 9:</pre>
  uint16 t Imm10 = extractBits(Value. 10. 1) << 8:</pre>
  uint16_t Imm6 = extractBits(Value, 6, 1) << 7:</pre>
  uint16 t Imm7 = extractBits(Value. 7. 1) << 6:</pre>
  uint16_t Imm3_1 = extractBits(Value, 1, 3) << 3;</pre>
  uint16_t Imm5 = extractBits(Value, 5, 1) << 2;</pre>
  uint16 t RawInstr = *(little16 t *)FixupPtr:
  *(little16 t *)FixupPtr = (RawInstr & OxE003) | Imm11 | Imm4 | Imm9 8 |
                             Imm10 | Imm6 | Imm7 | Imm3_1 | Imm5;
  break:
```

Mi

3

- Had to implement two relocations related to compressed instructions myself
  - Now upstreamed and will be released with LLVM16 (D140827)
- ► Issues with constructing "global" C++ objects:
  - Are registered to be deconstructed atexit, which is intercepted by the JIT
  - Clang marks \_\_dso\_handle as "local" and LLVM uses "wrong" relocation

- Had to implement two relocations related to compressed instructions myself
  - Now upstreamed and will be released with LLVM16 (D140827)
- Issues with constructing "global" C++ objects:
  - Are registered to be deconstructed atexit, which is intercepted by the JIT
  - Clang marks \_\_dso\_handle as "local" and LLVM uses "wrong" relocation
  - Hit the same problem one week later on macOS; now worked around in Cling

- Had to implement two relocations related to compressed instructions myself
  - Now upstreamed and will be released with LLVM16 (D140827)
- Issues with constructing "global" C++ objects:
  - Are registered to be deconstructed atexit, which is intercepted by the JIT
  - Clang marks \_\_dso\_handle as "local" and LLVM uses "wrong" relocation
  - Hit the same problem one week later on macOS; now worked around in Cling
- Constructing a TH2 did not work, errors about invalid arguments
  - Remember RISC-V's modularity and extensions? Here, we are AGAIN!

- Had to implement two relocations related to compressed instructions myself
  - Now upstreamed and will be released with LLVM16 (D140827)
- ► Issues with constructing "global" C++ objects:
  - Are registered to be deconstructed atexit, which is intercepted by the JIT
  - Clang marks \_\_dso\_handle as "local" and LLVM uses "wrong" relocation
  - Hit the same problem one week later on macOS; now worked around in Cling
- Constructing a TH2 did not work, errors about invalid arguments
  - Remember RISC-V's modularity and extensions? Here, we are AGAIN!
  - LLVM code generation chose the wrong calling convention without FP registers

- Had to implement two relocations related to compressed instructions myself
  - Now upstreamed and will be released with LLVM16 (D140827)
- ► Issues with constructing "global" C++ objects:
  - Are registered to be deconstructed atexit, which is intercepted by the JIT
  - Clang marks \_\_dso\_handle as "local" and LLVM uses "wrong" relocation
  - Hit the same problem one week later on macOS; now worked around in Cling
- Constructing a TH2 did not work, errors about invalid arguments
  - Remember RISC-V's modularity and extensions? Here, we are AGAIN!
  - LLVM code generation chose the wrong calling convention without FP registers
  - No satisfying solution yet, just hacked the default calling convention

# Minimal ROOT: Cling

- ► C++ REPL works as excepted
  - only exception (pun intended): throwing and catching exceptions (if handling would need to unwind the stack through JITted code)


# Minimal ROOT: Cling

C++ REPL works as excepted

 only exception (pun intended): throwing and catching exceptions (if handling would need to unwind the stack through JITted code)

```
root [0] std::vector<int> v;
root [1] v.push_back(42);
root [2] v
(std::vector<int> &) { 42 }
root [3] v.push_back(43);
root [4] v
(std::vector<int> &) { 42, 43 }
```

### Physics Analysis with RDataFrame: df102\_NanoAODDimuonAnalysis.C



For the final step, decided to aim for df103\_NanoAODHiggsAnalysis.py

- Simplified, but still complex analysis written in Python
- #includes a C++ header file to JIT a number of functions
- In turn used for a large number of Defines and Filters

For the final step, decided to aim for df103\_NanoAODHiggsAnalysis.py


- Simplified, but still complex analysis written in Python
- #includes a C++ header file to JIT a number of functions
- In turn used for a large number of Defines and Filters

Running on OpenData recorded in 2012 with the CMS detector at the LHC

• By default uses skimmed subset  $\rightarrow$  reasonable runtime



# PyROOT – Finding the Higgs



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへの

19 / 22

# Conclusions – Remaining Work & Summary

◆□▶ ◆□▶ ◆□▶ ◆□▶ □ のへで

Implement support for JITLink in master (Draft PR: root-project/root#11997)

Rebase branch on top of current master

- Rebase branch on top of current master
- Extract build and configuration changes, submit PR

- Rebase branch on top of current master
- Extract build and configuration changes, submit PR
- $\Rightarrow$  Then basic support should come with a future LLVM upgrade

- Rebase branch on top of current master
- Extract build and configuration changes, submit PR
- $\Rightarrow\,$  Then basic support should come with a future LLVM upgrade
- Add support for exception handling in JITted code on RISC-V





▲□▶ ▲□▶ ▲目▶ ▲目▶ 目 のへで



Cling and ROOT are functional on RISC-V!







Cling and ROOT are functional on RISC-V!

Analyses with RDataFrame and even PyROOT work!







Cling and ROOT are functional on RISC-V!

Analyses with RDataFrame and even PyROOT work!

 $\Rightarrow$  We found the Higgs!



